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Abstract
In this study, Gd2O3 nanocrystal (Gd2O3-NC) memories with nanostructure tunneling layers are fabricated to
examine their performance. A higher programming speed for Gd2O3-NC memories with nanostructure tunneling
layers is obtained when compared with that of memories using a single tunneling layer. A longer data retention (<
15% charge loss after 10
4 s) is also observed. This is due to the increased physical thickness of the nanostructure
tunneling layer. The activation energy of charge loss at different temperatures is estimated. The higher activation
energy value (0.13 to 0.17 eV) observed at the initial charge loss stage is attributed to the thermionic emission
mechanism, while the lower one (0.07 to 0.08 eV) observed at the later charge loss stage is attributed to the direct
tunneling mechanism. Gd2O3-NC memories with nanostructure tunneling layers can be operated without
degradation over several operation cycles. Such NC structures could potentially be used in future nonvolatile
memory applications.
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Introduction
Nanocrystal (NC) memory has been widely studied as a
possible solution to the scaling-down problem that tra-
ditional floating gate (FG) nonvolatile memories
(NVMs) have faced. It is believed that NC memory is
superior to FG memories because of either the lower
leakage current from the NCs to the Si substrate or the
lower lateral electron migration between NCs [1-3]. In
this regard, the tunneling oxide thickness can be
reduced due to the enhancement of immunity against
local oxide defects, thereby allowing higher charge injec-
tion efficiency through the tunneling oxide to the charge
trapping layer. The performance of NC memory
depends on the densities, sizes, and shapes of the NCs.
Several NC materials such as silicon (Si), germanium
(Ge), gold (Au), and platinum (Pt) have been used in
memory devices [4-7]. Several approaches have been
investigated in order to fabricate NCs. Among these, a
common method is the use of a thermal annealing pro-
cess to induce crystalline phase separation (such as in
HfO2-NC) or condensation effects (Au-NC formation)
[8-12]. However, the method of HfO2-NC formation
requires a dual sputtering process, i.e., the Si and Hf tar-
gets are loaded simultaneously in an ambient argon and
oxygen mixture to form a HfSiO layer; this is followed
by rapid thermal annealing (RTA) treatment [8,9]. The
Au-NC embedded in a SiO2 matrix is formed by anneal-
ing a Au thin film whose thickness is controlled to
within 3 nm. The size and density of Au-NC are sensi-
tive to the thickness of the Au thin film and the anneal-
ing temperature. This will lead to variations in the
process control of Au-NC formation [10,11]. In recent
years, the use of gadolinium oxide (Gd2O3) has attracted
considerable attention for application as high-k gate
dielectrics in complementary metal-oxide-semiconductor
(CMOS) technologies [13]. Furthermore, the Gd2O3 was
also demonstrated to be the potential candidate of III-V
CMOS application because the trivalent oxide can be
allowed to have a charge matching with the GaAs inter-
face [14]. In addition, a few studies have demonstrated a
method of synthesizing Gd2O3-NC via a few chemical
reaction steps [15]. The simplest way to form Gd2O3-
NC is the use of RTA treatment on an amorphous
* Correspondence: jcwang@mail.cgu.edu.tw
Department of Electronic Engineering, Chang Gung University, No. 259,
Wen-Hua 1st Road, Kwei-Shan, Tao-Yuan, 333, Taiwan, Republic of China
Wang et al. Nanoscale Research Letters 2012, 7:177
http://www.nanoscalereslett.com/content/7/1/177
© 2012 Wang et al; licensee Springer. This is an Open Access article distributed under the terms of the Creative Commons Attribution
License (http://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium,
provided the original work is properly cited.Gd2O3 (a-Gd2O3) thin film prepared by sputtering
[16,17]. This method has been applied in memory fabri-
cation; large memory windows and good data retention
can be achieved by using optimized RTA temperatures
[16]. Some parts of a-Gd2O3 will transform into a
nanostructure crystalline phase after RTA treatment,
while other parts remain in the amorphous phase. This
procedure can natively form Gd2O3-NC embedded in an
a-Gd2O3 thin film. Here, the smaller bandgap of Gd2O3-
NC, which is surrounded by the larger bandgap of a-
Gd2O3, could be responsible for the charge storage
mechanism due to the bandgap offset [16,18].
Another solution to the scaling-down problem of
NVMs is to substitute band-engineering silicon-oxide-
nitride-oxide-silicon (BE-SONOS) for FG memories
[19-21]. A Si3N4 film is treated as the charge-trapping
layer in the BE-SONOS structure due to the presence of
a large amount of discrete trap distributions, while the
SiO2/SiNx/SiO2 layer is treated as the tunneling layer by
exploiting the unique band structure and the increased
physical thickness [19]. It has been demonstrated that
BE-SONOS memories exhibit a good performance in
terms of programming and erasing (P/E) speed and data
retention. Further, high-k materials such as HfO2 have
been applied to the tunneling oxide layer of NC memory
because of their lower capacitance-equivalent thickness
and lower band offset with Si substrates [22]. In this
study, a nanostructure using a-Gd2O3/HfO2/Al2O3 as
the tunneling layer is applied to Gd2O3-NC memories,
in which a-Gd2O3 is a part of the Gd2O3 thin film. The
HfO2 and Al2O3 layers were prepared by atomic layer
deposition and radio frequency (RF) sputtering system,
respectively. Data retention can be improved due to the
increased physical thickness of the tunneling layer, and
the P/E speed can be improved due to band alignment
in the programming and erasing states.
Experimental process
Figure 1 shows the schematic of Gd2O3-NC memories
and the process flow involved in the fabrication. These
devices were fabricated on 4-in., n-type (100) silicon
wafers. After performing a wafer cleaning process, an
Al2O3/HfO2 nanostructure tunneling layer was depos-
ited. The Al2O3 layer was deposited via RF sputtering in
an atmosphere consisting of an argon and oxygen mix-
ture using a pure Al target (99.999% pure, ADMAT
Inc., Norristown, PA, USA) as a source, while the HfO2
layer was deposited via an atomic layer deposition tech-
nique by using the tetrakis(ethylmethylamido)hafnium
(Nammat Technology Co. Ltd., Kaohsiung, Taiwan,
Republic of China) as a precursor. Two thicknesses of
the HfO2 l a y e r ,2a n d5n m ,a r ed e p o s i t e df o r
Figure 1 The schematic structure of Gd2O3-NC memories with nanostructure tunneling layer. There are four samples in this experiment.
Two samples for the nanostructure HfO2/Al2O3 layer with 2 and 5 nm HfO2, respectively. Two samples for the SiO2 and Al2O3 single tunneling
layers, respectively.
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DL_2 (5 nm), respectively. Some of the samples used a
grown SiO2 film or a deposited Al2O3 film as the single
tunneling oxide layer. The splits of samples of different
tunneling layer structures for comparative study are
labeled in Table 1. Subsequently, a 10-nm-thick Gd2O3
layer was deposited on all samples by RF sputtering
using a pure Gd target (99.9% pure, ADMAT Inc., Nor-
r i s t o w n ,P A ,U S A )i na na m b i e n ta r g o na n do x y g e n
m i x t u r ei nw h i c ht h ep r e s s u r eo ft h eg a s e sw a s2 0
mTorr. The flow ratio of argon to oxygen was 7:1. After
forming the Gd2O3 layer, all of the samples underwent
RTA at 900°C for 30 s in ambient nitrogen to form the
Gd2O3-NC [16]. Some portions of the Gd2O3 were crys-
tallized to form nanocrystals, while other portions
formed a surrounding layer of a-Gd2O3. Subsequently,
an 8-nm-thick SiO2 layer (as the blocking oxide) was
deposited in an ambient SiH4 and N2O mixture at 300°
C by a plasma-enhanced chemical vapor deposition
technique. A 300-nm-thick Al film was deposited using
a thermal coater with a pure Al ingot (99.9999% pure,
ADMAT Inc., Norristown, PA, USA), and a gate was
defined lithographically and etched to be the circle gate
pattern with a diameter of 180 μm. In addition, an Al/
HfO2/Al2O3/SiO2/Si capacitor was fabricated to monitor
the characteristics of the device. For electrical analysis,
the capacitance-voltage (C-V) hysteresis profile and the
P/E characteristics were measured using Agilent 4284A
precision LCR meter and 8110A pulse generator, respec-
tively (Agilent Technologies, Inc., Santa Clara, CA,
USA).
Results and discussion
Figure 2a shows the high-resolution transmission elec-
tron microscopy (HRTEM) image of the Gd2O3-NC
memory structure in which the HfO2 layer is 2-nm
thick (DL_1 (2 nm) sample). The crystallized Gd2O3-NC
embedded in a-Gd2O3 that is observed is identical with
that obtained in our previous study [16]. However, an
interfacial layer of SiO2, with a thickness of about 2 nm,
is also observed between the Al2O3 layer and the Si sub-
strate. Figure 2b shows the energy-dispersive X-ray
(EDX) analysis of the HfO2 and Al2O3 layers for which
the spot locations of X-ray are pointed out in Figure 2a
Table 1 Splits of samples of different tunneling layer structures for comparative study
Sample names DL_1 (2 nm) DL_2 (5 nm) SiO2 Al2O3
Tunneling layer structure
Figure 2 HRTEM image and EDX analysis.( a) HRTEM image of Gd2O3-NC memories with nanostructure tunneling layer. The marks No. 1 and
No. 2 indicate the X-ray spot locations of the EDX analysis. (b) EDX analysis of locations No. 1 and No. 2 in the HRTEM image. Inset is the Hf/Al
ratio of the two locations. The Gd2O3-NC embedded in a-Gd2O3 is observed in the HRTEM. The interfacial layer SiO2 is also observed between
Al2O3 and Si.
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Page 3 of 9as ‘No. 1’ and ‘No. 2’, respectively. The Hf/Al ratio can
be estimated using the highest counts of Hf and Al; this
is shown in the inset of Figure 2b. A higher ratio is
observed at location No. 1; this indicates that the HfO2
layer was formed on the Al2O3 layer. Figure 3 shows the
C-V hysteresis of the capacitor nanostructure compris-
ing Al/HfO2/Al2O3/SiO2/Si. Negligible hysteresis is
obtained for both 2-nm HfO2 a n d5 - n mH f O 2,t h e r e b y
indicating that it is almost trap-free in the nanostructure
tunneling layer. The inseti nF i g u r e3s h o w st h eg a t e
current density versus gate voltage of this structure. It is
o b s e r v e dt h a tt h eg a t ec u r r e n t density of the structure
with 2-nm HfO2 is higher than that of the structure
with the thicker HfO2 layer. The application of the for-
mer nanostructure can improve the P/E efficiency of the
Gd2O3-NC memory. The C-V curves of the fresh,
programming, and erasing states of the Gd2O3-NC
memories are shown in Figure 4. All the gate voltages
were normalized with the flat-band voltage of the for-
ward (negative to positive gate voltage) C-V curves
(VFBf), and the capacitance values were normalized with
oxide capacitance (Cox). The VFB shift in the P/E opera-
tions can be extracted from this figure. The P/E speeds
are shown in Figure 5a, b, respectively. The gate voltage
(VG) was set to (10 + VFB) V for the programming state
and (-11 + VFB) V for the erasing state. The insets in
Figure 5a, b show the extracted VFB shift for various
programming and erasing gate voltages, respectively.
The higher VFB shift for the DL_1 (2 nm) sample when
compared with that for a single tunneling layer (SiO2 or
Al2O3) can be observed. This could be due to the band
alignment of the nanostructure tunneling layer when the
Figure 3 The C-V hysteresis of capacitor structure Al/HfO2/Al2O3/SiO2/Si for two different HfO2 thicknesses. Inset shows the J-V
characteristic of the same capacitor structure. The gate voltage of the C-V hysteresis was swept from -3 to +3 V and then swept back. All the
gate voltages were normalized with the VFB of the forward (-3 to +3V) C-V curve (VFBf).
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in the following text. On the other hand, the small VFB
shift for the DL_2 (5 nm) sample could be due to the
thicker HfO2 layer in the nanostructure tunneling layer.
Detailed discussions regarding this VFB shift are to be
described later in this paper.
The retention characteristics are shown in Figure 6a.







 × 100%, (1)
where VFBi is the VFB of the initial memory status, VFBp
is the VFB after programming, and VFBt is the flat-band
voltage after the retention time. Thus, the charge loss rate
can be given as
Qloss
 t
, i.e., the tangent slope of charge loss
versus retention time. In general, this retention curve can
be approximately divided into two sections that have
different charge loss rates. A higher initial charge loss rate
is observed between 0 and 2,000 s, while a lower charge
loss rate is observed between 2,000 and 10,000 s. In a pre-
vious study, it was reported that the higher charge loss
rate in the initial stage is associated with the higher activa-
tion energy (Ea) due to the charge loss from the shallow
traps via the thermionic emission mechanism, while the
charge loss rate in the later stage is associated with the
lower activation energy due to the charge loss from the
deep traps via the direct tunneling mechanism [23]. The
lowest initial charge loss rate for DL_2 (5 nm) samples can
be obtained since the physical thickness of the nanostruc-
ture tunneling layer is greater than that of the other sam-
ples. On the other hand, the initial charge loss rate of the
sample with the Al2O3 tunneling layer is higher not only
due to the reduced physical thickness, but also due to the
lower conduction band offset between Al2O3 and Si [24].
In addition, the activation energy was extracted in order to
understand the temperature dependence of the charge loss
Figure 4 The C-V curves. The C-V curves of the fresh, programming (at 10 V, 1 ms) and erasing (at 11 V, 1 s) states for all samples. All the gate
voltages were normalized with the VFB of the fresh-state C-V curve (VFBf).
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energy is determined using the relationship between







Here, Qloss denotes the charge loss from the shallow-
trap and deep-trap electron loss for the Gd2O3-NC
memories, Ea represents the activation energy for charge
loss, kB denotes the Boltzmann constant, and T denotes
the absolute temperature. The Ea of the shallow-trap
charge loss (0.13 to 0.17 eV) is higher than that of the
deep-trap charge loss (0.07 to 0.08 eV). This indicates
that the charge loss mechanism in the shallow trap is
thermionic emission (which has higher dependence on
temperature) while the charge loss mechanism in the
Figure 5 Programming (a) and erasing (b) characteristic of Gd2O3-NC memories with nanostructure tunneling layer. Insets show the
extracted VFB shift of various P/E voltages at 1 ms/1 s.
Figure 6 Retention characteristic and extracted activation energy.( a) The retention characteristic at 25°C of Gd2O3-NC memories with
nanostructure tunneling layer. (b) The extracted activation energy of two charge loss mechanisms. The retention characteristic can be divided
into two parts which have different charge loss rates.
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dence). The charge loss mechanism in this case is iden-
tical with that reported before [23,25].
Based on the retention characteristics, the band dia-
gram at the retention state of the DL_1 (2 nm) sample
can be extrapolated as shown in Figure 7a. The lower
bandgap of Gd2O3-NC is surrounded by the higher
bandgap of a-Gd2O3, as mentioned in a previous sec-
tion. The bandgaps for Al2O3 and HfO2 are 8.7 and
6.1 eV, respectively. Besides, the conduction band off-
set between Al2O3 and SiO2 is 0.7 eV, while that
between Al2O3 and HfO2 is 1.3 eV [24,26]. The band
structure of Gd2O3-NC was proposed using an UV-
visible spectrophotometer and by X-ray diffraction
spectroscopy [25]. The increased physical thickness of
the nanostructure tunneling layer can prevent electron
loss from the shallow and deep traps in the Gd2O3-
NC. The higher activation energy of the shallow-trap
charge loss is due to thermionic emission of the elec-
trons from the Gd2O3-NC to the conduction and tun-
neling back to the Si or Al gate electrode. The lower
activation energy of the deep-trap charge loss is due to
direct tunneling of electrons from the Gd2O3-NC to
the SiO2/Si interface state. In general, the direct tun-
neling mechanism largely depends on thickness rather
than temperature; this is why a lower charge loss rate
is observed at a later stage, i.e., the large physical
thickness of the nanostructure tunneling layer, as
shown in Figure 6a. On the other hand, based on the
programming characteristics, the band diagram at the
programming state of the DL_1 (2 nm) sample can be
extrapolated as shown in Figure 7b. The band bending
of the nanostructure tunneling layer when applying the
gate voltage could result in electrons tunneling from Si
to Gd2O3-NC. For the DL_1 (2 nm) sample, due to the
existence of the low k v a l u ea n dt h et h i nS i O 2 layer,
we can estimate that the electric field in the SiO2 layer
is high. Thus, the electrons will tunnel through the
thin SiO2 layer via direct tunneling mechanism, and
the HfO2 layer is no longer a barrier for electrons.
Based on this model, the higher P/E speed of the DL_1
(2 nm) sample as shown in Figure 5 can be obtained,
Figure 7 The band diagrams of Gd2O3-NC memories with nanostructure at (a) retention and (b) programming states. The bandgaps of
HfO2 and Al2O3 are assumed to be 6.1 and 8.7 eV, respectively [22,23]. The charge loss paths of shallow traps and deep traps are pointed out
by arrow signs in (a); the charge injection paths when applying gate voltage is drawn by arrow signs in (b).
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thicker HfO2 layer (DL_2 (5 nm)), the HfO2 layer
could be a barrier for electrons when applying the
same gate voltage because the electric fields across the
tunneling layers become smaller, leading to a low elec-
tron tunneling probability. On the other hand, com-
pared with the SiO2 tunneling layer, the sample with
only the Al2O3 tunneling layer has lower P/E speed
owing to the higher permittivity and thickness of the
Al2O3 layer. Figure 8 shows the endurance characteris-
tics of the Gd2O3-NC memories. The P/E states exhibit
a negligible change after 10
4 P/E cycles. This result
indicates that the reliability of the Gd2O3-NC mem-
ories is not affected by the nanostructure tunneling
layer, and the device could potentially be used in
advanced NVMs.
Conclusions
In this study, we examined the Gd2O3-NC memories
with a nanostructure tunneling layer comprising HfO2/
Al2O3/SiO2. When compared with devices comprising a
single tunneling layer, these NC memories with a nanos-
tructure tunneling layer exhibit a larger VFB shift and
greater data retention because of the band alignment
and the increased physical thickness of the tunneling
layer. From the retention characteristics, it is observed
that the activation energy is 0.13 to 0.17 eV for shallow-
trap charge loss and 0.07 to 0.08 eV for deep-trap
charge loss. Because the charge loss mechanism for the
shallow trap is dominated by thermionic emission, the
activation energy is higher than that for the charge loss
mechanism of the deep trap, which is dominated by
direct tunneling. A band diagram was proposed to
Figure 8 Endurance characteristics. The endurance characteristic to 10
4 cycles operation for Gd2O3-NC memories with nanostructure (DL_1 (2
nm)) and single (SiO2) tunneling layer. The P/E conditions are 8 V, 1 ms and -9 V, 1 s, respectively.
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characteristics. In contrast, the endurance characteristics
are not influenced by the nanostructure tunneling layer.
The Gd2O3-NC memories with nanostructure tunneling
layers could potentially be used in future NVM
applications.
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